{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,8]],"date-time":"2024-08-08T18:40:29Z","timestamp":1723142429206},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/iscas.2006.1693064","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"4 pp.","source":"Crossref","is-referenced-by-count":0,"title":["Low-power mechanism with power block management"],"prefix":"10.1109","author":[{"family":"Kuo-Chuan Chao","sequence":"first","affiliation":[{"name":"Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chia-Yi, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kuan-Hung Chen","sequence":"additional","affiliation":[{"name":"Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chia-Yi, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yuan-Sun Chu","sequence":"additional","affiliation":[{"name":"Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chia-Yi, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jiun-In Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"351","author":"monteriro","year":"2000","journal-title":"FSM Decomposition by direct circuit Manipulation to Low Power Design"},{"key":"2","first-page":"758","author":"monteriro","year":"1998","journal-title":"Finite State machine Decomposition for Low Power"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.1999.803105"},{"key":"7","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1145\/344166.344549","article-title":"power minimization of functional units by partially guarded computation","author":"choi","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.728924"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313915"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840850"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2006,5,21]]},"location":"Kos, Greece","end":{"date-parts":[[2006,5,24]]}},"container-title":["2006 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693064.pdf?arnumber=1693064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,8]],"date-time":"2024-08-08T17:47:19Z","timestamp":1723139239000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1693064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693064","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}