{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:09:20Z","timestamp":1725451760816},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693142","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"4","source":"Crossref","is-referenced-by-count":1,"title":["Sparse macromodels for parametric networks"],"prefix":"10.1109","author":[{"given":"M.","family":"Ma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Tze-Mun Leung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Khazaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2000.895536"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2005.1517067"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1975.1084079"},{"key":"11","article-title":"Mulit-level parametric model order reduction for interconnect networks","author":"ma","year":"2005","journal-title":"Proc IEEE conf on Electrical Performance of Electronic Packaging"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810652"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.929650"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/5.659489"},{"journal-title":"Analysis of Multiconductor Transmission Lines","year":"1994","author":"paul","key":"1"},{"key":"10","first-page":"1290","article-title":"Parametric model order reduction technique for design optimization","author":"leung","year":"2005","journal-title":"Proc Int Symp Circuits Syst"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2002.803271"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.712097"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.124421"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/81.199886"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826583"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2003.820169"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693142.pdf?arnumber=1693142","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T17:27:06Z","timestamp":1489598826000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693142\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693142","relation":{},"subject":[]}}