{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:01:47Z","timestamp":1729612907435,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693181","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"4","source":"Crossref","is-referenced-by-count":1,"title":["Reverse conversion architectures for signed-digit residue number systems"],"prefix":"10.1109","author":[{"given":"A.","family":"Persson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Bengtsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.1999.807262"},{"key":"2","first-page":"2056","article-title":"A Novel Residue Arithmetic Hardware Algorithm Using a Signed-Digit Number Representation","volume":"e83 d","author":"wei","year":"2000","journal-title":"IEICE Transactions on Information and Systems"},{"key":"1","doi-asserted-by":"crossref","first-page":"246","DOI":"10.1007\/978-3-540-39864-6_20","article-title":"Arithmetic Circuits Combining Residue and Signed Digit Number Representations","volume":"2823","author":"lindstro?m","year":"2003","journal-title":"Lecture Notes in Computer Science (LNCS)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/82.826745"},{"key":"6","doi-asserted-by":"crossref","first-page":"1296","DOI":"10.1109\/TCSI.2003.817789","article-title":"An Efficient Reverse Converter for the 4-moduli Set (2n-1, 2n, 2n+1, 22n+1) Based on the New Chinese Remainder Theorem","volume":"50","author":"cao","year":"2003","journal-title":"IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.1011216"},{"year":"0","key":"4"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.778887"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693181.pdf?arnumber=1693181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T05:30:42Z","timestamp":1497677442000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693181\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693181","relation":{},"subject":[]}}