{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T23:41:30Z","timestamp":1725579690943},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693183","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"4","source":"Crossref","is-referenced-by-count":1,"title":["Power efficient sequential multiplication using pre-computation"],"prefix":"10.1109","author":[{"given":"M.R.","family":"Javaheri","sequence":"first","affiliation":[]},{"given":"N.","family":"Sedaghati-Mokhtari","sequence":"additional","affiliation":[]},{"given":"A.","family":"Afzali-Kusha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"High-level optimization techniques for low-power multiplier design","year":"2003","author":"huang","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013310"},{"key":"1","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1145\/344166.344549","article-title":"power minimization of functional units by partially guarded computation","author":"choi","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"7","first-page":"143","author":"parhami","year":"2000","journal-title":"Computer Arithmetic Algorithms and Hardware Design"},{"key":"6","first-page":"286","article-title":"Low power parallel multiplier design for DSP applications through coefficient optimization","author":"hong","year":"1999","journal-title":"Proc ASIC\/SOC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.540066"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1049\/el:20050464"},{"key":"8","first-page":"259","author":"nelson","year":"1995","journal-title":"Digital Logic Circuit Analysis and Design"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693183.pdf?arnumber=1693183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T09:30:42Z","timestamp":1497691842000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693183\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693183","relation":{},"subject":[]}}