{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:06:54Z","timestamp":1730272014948,"version":"3.28.0"},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693226","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"2881-2884","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Memory Architecture for JPEG2000 Entropy Codec"],"prefix":"10.1109","author":[{"given":"H.","family":"Sugano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Tsutsui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Masuzaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Onoye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Ochi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Nakamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"4373","article-title":"Optimal 2 sub-bank memory architecture for bit plane coder of JPEG 2000","author":"gupta","year":"2005","journal-title":"Proc ISCAS"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30102-8_25"},{"year":"0","key":"1"},{"key":"4","first-page":"219","article-title":"Analysis and architecture design of block-coding engine for EBCOT in JPEG2000","volume":"13","author":"lian","year":"2003","journal-title":"IEEE Trans CSVT"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693226.pdf?arnumber=1693226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T18:05:40Z","timestamp":1489601140000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693226\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693226","relation":{},"subject":[]}}