{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:24:31Z","timestamp":1725618271332},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693296","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"4","source":"Crossref","is-referenced-by-count":10,"title":["PCI-AER interface for neuro-inspired spiking systems"],"prefix":"10.1109","author":[{"given":"R.","family":"Paz-Vicente","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Linares-Barranco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Cascado","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.A.","family":"Rodriguez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Jimenez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Civit","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.L.","family":"Sevillano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Report to the National Science Foundation Workshop on Neuromorphic Engineering","year":"2001","author":"cohen","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/81.788808"},{"key":"10","article-title":"Test Infrastructure for Address-Event-Representation Communications","author":"paz","year":"0","journal-title":"International Work-Conference on Artificial Neural Networks Vilanova I la Gertru SPAIN June-2005"},{"article-title":"Wiring Considerations in analog VLSI Systems with Application to Field-Programmable Networks","year":"1991","author":"sivilotti","key":"1"},{"year":"0","key":"7"},{"article-title":"VLSI Analogs of Neuronal Visual Processing: A Synthesis of Form and Function","year":"1992","author":"mahowald","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-585-28001-1_11"},{"key":"4","article-title":"On Algorithmic Rate-Coded AER Generation. Accepted for publication on IEEE Transaction on Neural","author":"linares-barranco","year":"0","journal-title":"Networks"},{"key":"9","article-title":"Ana?lisis del bus PCI. Desarrollo de puentes basados en FPGA para placas PCI","author":"paz","year":"2003","journal-title":"Trabajo de investigacio?n para obtencio?n de suficiencia investigadora"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/4.387069"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693296.pdf?arnumber=1693296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T13:47:35Z","timestamp":1489585655000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693296","relation":{},"subject":[]}}