{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:46:43Z","timestamp":1729651603400,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693421","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"4","source":"Crossref","is-referenced-by-count":0,"title":["High performance circuit techniques for dynamic OR gates"],"prefix":"10.1109","author":[{"given":"B.","family":"Kheradmand-Boroujeni","sequence":"first","affiliation":[]},{"given":"F.","family":"Aezinia","sequence":"additional","affiliation":[]},{"given":"A.","family":"Afzali-Kusha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1997.623699"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.863622"},{"year":"0","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051786"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/92.994977"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.997857"},{"key":"5","first-page":"154","article-title":"Skew-tolerant high-speed (STHS) domino logic","volume":"4","author":"jung","year":"2001","journal-title":"2001 IEEE International Symposium on Circuits and Systems"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1109\/ISQED.2004.1283710","article-title":"Low power and high performance circuit techniques for high fan-in dynamic gates","author":"yang","year":"2004","journal-title":"Proc IEEE International Symposium on Quality Electronic Design"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1997.580415"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706788"},{"key":"11","first-page":"201","article-title":"New Paradigm of predictive MOSFET and interconnect modeling for early circuit design","author":"cao","year":"2000","journal-title":"IEE Proc -C"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2005.1590047"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693421.pdf?arnumber=1693421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T05:30:45Z","timestamp":1497677445000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693421\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693421","relation":{},"subject":[]}}