{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:07:28Z","timestamp":1730272048906,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693467","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"4","source":"Crossref","is-referenced-by-count":1,"title":["Leakage energy reduction techniques in deep submicron cache memories: a comparative study"],"prefix":"10.1109","author":[{"given":"F.","family":"Frustaci","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Corsonello","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Perri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Cocorullo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"Two orders of magnitude leakage power reduction of low voltage SRAM's by row-b.y-fow dynamic VDD control (RRVD) scheme ASIC\/SOC Conference, 2002","author":"kanda","year":"2002","journal-title":"15th IEEE Annu Int"},{"key":"2","article-title":"Single-Vt Low-Leakage Gated-Ground Cache for Deep Submicron IEEE","volume":"38","author":"agarwal","year":"2003","journal-title":"JSSC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"journal-title":"Low-Voltage Low-Power VLSI Subsystems","year":"2004","author":"yeo","key":"1"},{"key":"7","article-title":"The MIRV Simplescalar\/PISA Compiler Univ","author":"postiff","year":"0","journal-title":"Michigan CSE Technical Report"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283650"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1998.708205"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339516"},{"year":"0","key":"8"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693467.pdf?arnumber=1693467","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T13:52:57Z","timestamp":1489585977000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693467\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693467","relation":{},"subject":[]}}