{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:36:46Z","timestamp":1771612606632,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693469","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"4","source":"Crossref","is-referenced-by-count":1,"title":["Wide temperature spectrum low leakage dynamic circuit technique for sub-65nm CMOS technologies"],"prefix":"10.1109","author":[{"given":"V.","family":"Kursun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhiyu Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/LPE.2000.155270","article-title":"high-speed dynamic logic styles for scaled-down cmos and mtcmos technologies","author":"allam","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"2","first-page":"118","article-title":"Dual threshold voltage domino logic","author":"kao","year":"1999","journal-title":"Proceedings of the 25th European Solid-State Circuits Conference ESSCIRC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283658"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260928"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2000.852814"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826198"},{"key":"4","first-page":"316","article-title":"Leakage-biased Domino Circuits for Dynamic Finegrain Leakage Reduction","author":"heo","year":"2002","journal-title":"Proceedings of the IEEE International Symposium on VLSI Circuits"},{"key":"9","first-page":"151","article-title":"Shifted Leakage Power Characteristics of Dynamic Circuits Due to Gate Oxide Tunneling","author":"liu","year":"2005","journal-title":"Proceedings of the IEEE International Systems-on-Chip (SoC) Conference"},{"key":"8","year":"0","journal-title":"Berkeley Predictive Technology Model (BPTM)"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","location":"Island of Kos, Greece","acronym":"ISCAS-06"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693469.pdf?arnumber=1693469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T05:30:45Z","timestamp":1497677445000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693469\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693469","relation":{},"subject":[]}}