{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:07:36Z","timestamp":1730272056466,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693526","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"4082-4085","source":"Crossref","is-referenced-by-count":0,"title":["A Frequency Estimation Algorithm for ADPLL Designs with Two-Cycle Lock-In Time"],"prefix":"10.1109","author":[{"family":"Chia-Tsun Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wei Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.-C.","family":"Wey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"An-Yeu Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"168","article-title":"A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application","author":"hwang","year":"2000","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech"},{"key":"2","first-page":"26","article-title":"An all-digital phase-locked loop for high-speed clock generation","volume":"3","author":"chung","year":"2002","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807405"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.826829"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/82.933795"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693526.pdf?arnumber=1693526","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T16:55:10Z","timestamp":1489510510000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693526\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693526","relation":{},"subject":[]}}