{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:56:16Z","timestamp":1759146976909,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693742","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"4","source":"Crossref","is-referenced-by-count":20,"title":["The impact of 3-dimensional integration on the design of arithmetic units"],"prefix":"10.1109","author":[{"given":"K.","family":"Puttaswamy","sequence":"first","affiliation":[]},{"given":"G.H.","family":"Loh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Complexity-Effective Superscalar Processors","year":"1998","author":"palacharla","key":"19"},{"key":"17","first-page":"786","author":"kogge","year":"1973","journal-title":"A parallel algorithm for the efficient solution of a general class of recurrence equations"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"15","first-page":"260","author":"brent","year":"1982","journal-title":"A Regular Layout For Parallel Adders"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ITHERM.2004.1319245"},{"key":"14","article-title":"Compact Modeling and SPICE-Based Simulation for Electrothermal Analysis of Multilevel ULSI Interconnects","author":"chiang","year":"2001","journal-title":"Proceedings of the International Conference on Computer-Aided Design"},{"journal-title":"Tezzaron Semiconductor","year":"0","key":"11"},{"journal-title":"s First Eight-die Multi Chip Package for Multimedia Cell Phones","article-title":"Samsung Electronics Develops World","year":"2005","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.915377"},{"key":"20","article-title":"The Microarchitecture of the Pentium 4 Processor","volume":"q1","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175992"},{"key":"7","article-title":"Three-Dimensional Cache Design Using 3DCacti","author":"tsai","year":"2005","journal-title":"Proceedings of the International Conference on Computer Design"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.65"},{"key":"5","article-title":"Techniques for Producing 3D ICs with High-Density Interconnect","author":"gupta","year":"2004","journal-title":"Proc Int VLSI Multilevel Interconnection Conf"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337617"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347939"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2005.1502578"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693742.pdf?arnumber=1693742","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T17:11:51Z","timestamp":1489597911000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693742\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693742","relation":{},"subject":[]}}