{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:08:05Z","timestamp":1730272085442,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693785","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"4","source":"Crossref","is-referenced-by-count":0,"title":["Circuit sizing method under delay constraint"],"prefix":"10.1109","author":[{"given":"A.","family":"Verle","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Landrault","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Maurine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Azemard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","first-page":"765","article-title":"Delay Bounds based constraint distribution method , Computers, and Digital Techniques","volume":"152","author":"verle","year":"2005","journal-title":"IEE Proc"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(00)00055-2"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804088"},{"year":"0","key":"11"},{"key":"12","first-page":"121","article-title":"Planning for Performance","author":"often","year":"1998","journal-title":"Proc 25th Design Automation Conf"},{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.998628"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269005"},{"key":"7","first-page":"198","article-title":"Potential Slack: An Effective Metric of Combinational Circuit Performance","author":"chen","year":"2000","journal-title":"Proc of the IEEE\/ACM International Conference on Computer-Aided Design ICCAD'00"},{"year":"0","key":"6"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167564"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.743742"},{"key":"8","first-page":"326","article-title":"Tilos: A Posynomial Programming Approach to Transistor Sizing","author":"fishburn","year":"1985","journal-title":"Proc of the IEEE\/ACM International Conference on Computer-Aided Design ICCAD"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693785.pdf?arnumber=1693785","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T13:33:39Z","timestamp":1489584819000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693785\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693785","relation":{},"subject":[]}}