{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:06:06Z","timestamp":1761645966493,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693830","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"4","source":"Crossref","is-referenced-by-count":10,"title":["Finite state machine state assignment for area and power minimization"],"prefix":"10.1109","author":[{"given":"A.","family":"El-Maleh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.M.","family":"Sait","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Nawaz Khan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1016\/S0020-7373(77)80008-4"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219385"},{"key":"16","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030980"},{"journal-title":"State Assignmnet for Area Power and Testability using Non-Deterministic Evolutionary Heuristics","year":"2005","author":"faisal","key":"14"},{"key":"11","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1049\/ip-cdt:20020431","article-title":"genetic algorithm based state assignment for power and area optimisation","volume":"149","author":"xia","year":"2002","journal-title":"Computers and Digital Techniques IEE Proceedings-"},{"key":"12","first-page":"510","article-title":"Sangwook Cho, Seiyang Yang, and Maciej Ciesielski. A New State Assignment Technique for Testing and Low Power","author":"sangju","year":"2004","journal-title":"Annual ACM IEEE Design Automation Conference"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/21.370202"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.16807"},{"key":"1","first-page":"187","article-title":"Synthesis of multiple-level logic from symbolic high-level description languages","author":"lin","year":"1989","journal-title":"Proc IFIP Int Conf Very Large-Scale Integr"},{"key":"10","first-page":"82","article-title":"Low-Power State Assignment Targeting Two And Multi-level Logic Implementations","author":"tsui","year":"1994","journal-title":"IEEE Int Conf Computer Design"},{"key":"7","first-page":"73","article-title":"Design technologies for low power VLSI","author":"pedram","year":"1997","journal-title":"In Encyclopedia of Computer Science and Technology Marcel Dekker Inc"},{"key":"6","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1145\/74382.74437","article-title":"nova: state assignment of finite state machines for optimal two-level logic implementations","author":"villa","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.62789"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270123"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379749"},{"key":"8","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1109\/4.364440","article-title":"State encoding for low power embedded controllers","volume":"30","author":"benini","year":"1995","journal-title":"IEEE Journal of Solid-State Circuits"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693830.pdf?arnumber=1693830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T09:30:48Z","timestamp":1497691848000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693830\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693830","relation":{},"subject":[]}}