{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:02:53Z","timestamp":1758124973284},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693864","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"4","source":"Crossref","is-referenced-by-count":1,"title":["Multilevel timing-constrained full-chip routing in hierarchical quad-grid model"],"prefix":"10.1109","author":[{"family":"Jin-Tai Yan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yen-Hsiang Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chia-Fang Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ming-Ching Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"274","article-title":"Performance-driven multilevel and multiway partitioning with retiming","author":"cong","year":"2000","journal-title":"Design Automation Conference"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/92.748202"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1049\/ip-cdt:20050186"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/43.712098"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/ICCAD.2001.968655"},{"year":"0","key":"6"},{"key":"5","article-title":"Multilevel large-scale module placement\/floorplanning using B*-trees","author":"lee","year":"2001","journal-title":"the 12th VLSI Dsign\/CAD Symposium"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ICCAD.2000.896469"},{"key":"9","first-page":"44","article-title":"A novel framework for multilevel routing considering routability and performance","author":"lin","year":"2002","journal-title":"International Conference on CAD"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ICCAD.2002.1167513"},{"key":"11","first-page":"1350","article-title":"Probabilistic congestion prediction in hierarchical quad-grid model","author":"yan","year":"2005","journal-title":"IEEE International Symposium on Circuits and Systems"}],"event":{"acronym":"ISCAS-06","name":"2006 IEEE International Symposium on Circuits and Systems","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693864.pdf?arnumber=1693864","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T17:33:14Z","timestamp":1489599194000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693864\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693864","relation":{},"subject":[]}}