{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:37:07Z","timestamp":1736573827263,"version":"3.32.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iscas.2006.1693908","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"4","source":"Crossref","is-referenced-by-count":0,"title":["Generalized buffering of PTL logic stages using Boolean division"],"prefix":"10.1109","author":[{"given":"R.","family":"Garg","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.P.","family":"Khatri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"sentovich","year":"1992","journal-title":"Tech Rep UCB\/ERL"},{"key":"17","first-page":"5649","article-title":"BDD decomposition for mixed CMOS\/PTL logic circuit synthesis","author":"lai","year":"2005","journal-title":"Proceedings IEEE International Symposium on Circuits and Systems"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1997.623787"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(00)00088-4"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994890"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1994.404603"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/43.3948"},{"key":"11","doi-asserted-by":"crossref","first-page":"325","DOI":"10.1109\/ISCAS.2000.856327","article-title":"High-performance multiplexer-based logic synthesis using pass-transistor logic","volume":"2","author":"hsiao","year":"2000","journal-title":"Proceedings of 2000 IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643609"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"year":"0","key":"3"},{"key":"20","article-title":"Spice: A computer program to simulate computer circuits","author":"nagel","year":"1995","journal-title":"University of California Berkeley UCB\/ERL Memo M520"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114826"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1997.621422"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052339"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915077"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.509865"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669450"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.2307\/2308219"},{"journal-title":"Logic Design Principles with Emphasis on Testable Semicustom Circuits","year":"1986","author":"mccluskey","key":"8"}],"event":{"name":"2006 IEEE International Symposium on Circuits and Systems","acronym":"ISCAS-06","location":"Island of Kos, Greece"},"container-title":["2006 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11145\/35661\/01693908.pdf?arnumber=1693908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T23:43:18Z","timestamp":1736552598000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1693908\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iscas.2006.1693908","relation":{},"subject":[]}}