{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:35:45Z","timestamp":1729622145253,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541438","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"396-399","source":"Crossref","is-referenced-by-count":0,"title":["Binary translation process to optimize nanowire arrays usage"],"prefix":"10.1109","author":[{"given":"E. L.","family":"Rhod","sequence":"first","affiliation":[{"name":"Instituto de Inform\u00e1tica - UFRGS, Brazil"}]},{"given":"M. B.","family":"Rutzig","sequence":"additional","affiliation":[{"name":"Instituto de Inform\u00e1tica - UFRGS, Brazil"}]},{"given":"L.","family":"Carro","sequence":"additional","affiliation":[{"name":"Instituto de Inform\u00e1tica - UFRGS, Brazil"}]}],"member":"263","reference":[{"year":"0","journal-title":"Leonardo Spectrum","key":"17"},{"year":"0","journal-title":"Synopsis PowerCompiler datasheet","key":"18"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/FPGA.1997.624608"},{"year":"2001","author":"guthaus","journal-title":"MiBench A Free Commercially Representative Embedded Benchmark Suite 4th Workshop on Workload Characterization","key":"16"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1145\/1142980.1142986"},{"year":"0","journal-title":"Minimips VHDL","key":"14"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/TNANO.2003.808508"},{"year":"0","key":"12"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/2.825696"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/NANONET.2006.346223"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1063\/1.1363692"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1021\/nl034268a"},{"key":"7","doi-asserted-by":"crossref","first-page":"208","DOI":"10.1126\/science.279.5348.208","article-title":"a laser ablation method for synthesis of crystalline semiconductor nanowires","volume":"279","author":"morales","year":"1998","journal-title":"Science"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1021\/nl025875l"},{"year":"0","key":"5"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/1065579.1065771"},{"key":"9","doi-asserted-by":"crossref","first-page":"1313","DOI":"10.1126\/science.1066192","article-title":"logic gates and computation from assembled nanowire building blocks","volume":"294","author":"huang","year":"2001","journal-title":"Science"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1021\/jp0009305"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541438.pdf?arnumber=4541438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:22:58Z","timestamp":1708046578000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541438\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541438","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}