{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:13:37Z","timestamp":1730272417074,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541464","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"500-503","source":"Crossref","is-referenced-by-count":13,"title":["Automated conversion of Simulink designs to analog hardware on an FPAA"],"prefix":"10.1109","author":[{"given":"Csaba","family":"Petre","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, 30332, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Craig","family":"Schlottmann","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, 30332, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Hasler","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, 30332, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"automatic conversion of matlab\/simulink models to hdl models","author":"sbarcea","year":"2004","journal-title":"the 6th International Conference on Optimization of Electrical and Electronic Equipments"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.853401"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320937"},{"key":"7","first-page":"703","article-title":"winner-take-all networks of o(n) complexity","volume":"1","author":"lazzaro","year":"1989","journal-title":"Adv Neural Inf Process Syst"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.34"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878477"},{"key":"4","article-title":"from bee to bee2: development of supercomputer-in-a-box","author":"chang","year":"2004","journal-title":"presentation from Berkeley Wireless Research Center"},{"year":"0","key":"8"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541464.pdf?arnumber=4541464","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:24:10Z","timestamp":1708046650000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541464\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541464","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}