{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:46:05Z","timestamp":1725723965548},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541469","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T12:26:17Z","timestamp":1213619177000},"page":"520-523","source":"Crossref","is-referenced-by-count":2,"title":["VLSI decoding architecture with improved convergence speed and reduced decoding latency for irregular LDPC codes in WiMAX"],"prefix":"10.1109","author":[{"family":"Yeong-Luh Ueng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chung-Jay Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zong-Cheng Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chen-Eng Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yu-Lun Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283858"},{"key":"11","article-title":"configurabel, high throughput, irregular ldpc decoder architecture tradeoff analysis and implementation","author":"karkooti","year":"0","journal-title":"Proc IEEE 2006 Application-specific Systems Architectures and Processors (ASAP'06)"},{"key":"12","article-title":"a 19-mode 8.29mm2 52-nw ldpc decoder chip for ieee 802.16e system","author":"shih","year":"0","journal-title":"2007 Symposium on VLSI"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/18.910578"},{"year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4234.1001666"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2004.1363033"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2004.833016"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817545"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"9","article-title":"a fast-convergence decoding method and vlsi decoder architecture for irregular ldpc codes used in the ieee 802.16e standard","author":"ueng","year":"2007","journal-title":"Proc IEEE Semiannual Vehicular Technology Conf"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/26.768759"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems - ISCAS 2008","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541469.pdf?arnumber=4541469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T12:41:15Z","timestamp":1489668075000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4541469\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541469","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}