{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:02:47Z","timestamp":1730271767114,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541525","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"744-747","source":"Crossref","is-referenced-by-count":1,"title":["Analog decoding of trellis coded modulation for multi-level flash memories"],"prefix":"10.1109","author":[{"given":"S.","family":"Solda","sequence":"first","affiliation":[{"name":"Department of Information Engineering, University of Padova, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Vogrig","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Padova, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Bevilacqua","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Padova, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Gerosa","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Padova, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Neviani","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Padova, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"497","article-title":"a 4gb 2b\/cell nand flash memory with embedded 5b bch ecc for 36mb\/s system read throughput","author":"micheloni","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811709"},{"key":"1","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1109\/JSSC.2006.888299","article-title":"a 56-nm cmos 99-mm2 8-gb multi-level nand flash memory with 10-mb\/s program throughput","volume":"42","author":"takeuchi","year":"2007","journal-title":"IEEE J Solid-State Circ"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2005.8"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20060275"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20000472"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1982.1056454"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843628"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/18.910594"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541525.pdf?arnumber=4541525","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:20:50Z","timestamp":1708046450000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541525\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541525","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}