{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T01:00:28Z","timestamp":1775696428674,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541533","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"776-779","source":"Crossref","is-referenced-by-count":2,"title":["Advanced IC technology - opportunities and challenges"],"prefix":"10.1109","author":[{"given":"Mohab","family":"Anis","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering Department, University of Waterloo, ON, CANADA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1167943.1167944"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609320"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818338"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147116"},{"key":"13","first-page":"727","article-title":"full chip thermal analysis of planar (2-d) and vertically integrated (3-d) high performance ics","author":"im","year":"2000","journal-title":"IEDM Technical Digest"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847944"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/92.902261"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1557\/PROC-766-E5.8","article-title":"dielectric glue wafer bonding for 3d ics","author":"kwon","year":"2003","journal-title":"Proc MRS"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2004.1345524"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/5.915373"},{"key":"1","year":"0"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.855063"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.818594"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904419"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(84)90036-4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.810465"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seattle, WA, USA","start":{"date-parts":[[2008,5,18]]},"end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541533.pdf?arnumber=4541533","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:23:12Z","timestamp":1708046592000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541533\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541533","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}