{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T22:58:11Z","timestamp":1783033091128,"version":"3.54.6"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541535","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"784-787","source":"Crossref","is-referenced-by-count":46,"title":["Electrical modeling and characterization of 3-D vias"],"prefix":"10.1109","author":[{"given":"Ioannis","family":"Savidis","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Rochester, NY 14627, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eby G.","family":"Friedman","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Rochester, NY 14627, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2005.852782"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320826"},{"key":"10","author":"lincoln lab","year":"2006","journal-title":"MITLL Low-Power FDSOI CMOS Process Application Notes"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.810465"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.92"},{"key":"6","first-page":"77","article-title":"through-wafer polysilicon interconnect fabrication with in-situ boron doping","volume":"872","author":"luusua","year":"2005","journal-title":"Micro- and Nanosystems - Materials and Devices"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JMEMS.2002.805206"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/j.nima.2003.11.373"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2005.1499957"},{"key":"8","author":"wu","year":"2006","journal-title":"Through-substrate interconnects for 3-D integration and RF systems"},{"key":"11","author":"lincoln lab","year":"2006","journal-title":"MITLL Low-Power FDSOI CMOS Process Design Guide"},{"key":"12","volume":"3 d","year":"0"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seattle, WA, USA","start":{"date-parts":[[2008,5,18]]},"end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541535.pdf?arnumber=4541535","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:21:57Z","timestamp":1708046517000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541535\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541535","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}