{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:45:33Z","timestamp":1725723933536},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541562","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T12:26:17Z","timestamp":1213619177000},"page":"892-895","source":"Crossref","is-referenced-by-count":2,"title":["Analog design retargeting by design knowledge reuse and circuit synthesis"],"prefix":"10.1109","author":[{"given":"M.","family":"Webb","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hua Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Cadence Inc","article-title":"spectre circuit simulator user guide","year":"2004","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855982"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855970"},{"key":"14","first-page":"140","article-title":"a 1.8v continuous-time delta-sigma modulator with 2.5mhz bandwidth","author":"zhang","year":"2002","journal-title":"Proc Midwest Symp Circuits Syst"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.808892"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.852479"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1145\/337292.337297","article-title":"a case study of synthesis for industrial-scale analog ip: redesign of the equalizer\/filter frontend for an adsl codec","author":"phelps","year":"2000","journal-title":"Proc Design Automation Conference"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/5.899053"},{"key":"10","article-title":"delta-sigma data converters: theory, design, and simulation","author":"norsworthy","year":"1996","journal-title":"IEEE Press"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777895"},{"journal-title":"Cadence Inc","article-title":"neocircuit user's guide","year":"2004","key":"6"},{"journal-title":"Synopsys Inc","article-title":"synopsys circuit explorer training manual","year":"2004","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857378"},{"key":"9","article-title":"initial sizing of analog integrated circuits by centering within topology-given implicit specifications","author":"stehr","year":"2003","journal-title":"Proc IEEE\/ACM Int Conf CAD"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.905671"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems - ISCAS 2008","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541562.pdf?arnumber=4541562","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T05:09:26Z","timestamp":1497762566000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4541562\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541562","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}