{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:17:21Z","timestamp":1729631841301,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541676","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"1348-1351","source":"Crossref","is-referenced-by-count":0,"title":["HAFT: A hybrid FPGA with amorphous and fault-tolerant architecture"],"prefix":"10.1109","author":[{"family":"Mingjie Lin","sequence":"first","affiliation":[{"name":"Electrical Engineering Department at Stanford University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Ferguson","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department at Stanford University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yaling Ma","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department at Stanford University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy","family":"Greene","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department at Stanford University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117221"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1084748.1084750"},{"key":"7","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"vpr: a new packing, placement and routing tool for fpga research","author":"betz","year":"1997","journal-title":"Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"4","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1021\/nl052110f","article-title":"circuit fabrication at 17 nm half-pitch by nanoimprint lithography","volume":"6","author":"jung","year":"2006","journal-title":"Nano Letters"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.144853"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541676.pdf?arnumber=4541676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:21:24Z","timestamp":1708046484000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541676\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541676","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}