{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:17:00Z","timestamp":1729631820623,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541712","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"1492-1495","source":"Crossref","is-referenced-by-count":1,"title":["Design of highly linear multipliers using floating gate transistors and\/or source degeneration resistor"],"prefix":"10.1109","author":[{"given":"Sri Raga Sudha","family":"Garimella","sequence":"first","affiliation":[{"name":"Intel Corporation, Hillsboro, OR 97124, USA"}]},{"given":"J.","family":"Ramirez-Angulo","sequence":"additional","affiliation":[{"name":"Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, 88003 USA"}]},{"given":"A.","family":"Lopez-Martin","sequence":"additional","affiliation":[{"name":"Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, 88003 USA"}]},{"given":"R.G.","family":"Carvajal","sequence":"additional","affiliation":[{"name":"Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, 88003 USA"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/JSSC.1985.1052454"},{"key":"2","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1109\/JSSC.1968.1049924","article-title":"a precision four-quadrant multiplier with nanosecond response","volume":"3","author":"gilbert","year":"1968","journal-title":"IEEE J of Solid State Circuits"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1049\/el:19950638"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/82.746667"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/ICECS.2002.1045416"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1049\/el:19960158"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/JSSC.1987.1052866"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/JSSC.1986.1052521"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1049\/el:19941427"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1049\/el:19940740"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541712.pdf?arnumber=4541712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:23:38Z","timestamp":1708046618000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541712\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541712","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}