{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:47:14Z","timestamp":1725724034637},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541759","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"1680-1683","source":"Crossref","is-referenced-by-count":0,"title":["Address compression for scalable load\/store queue implementation"],"prefix":"10.1109","author":[{"family":"Yi-Ying Tsai","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chia-Jung Hsu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chung-Ho Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1995.386552"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1990.151442"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"article-title":"cacti 3.0: an integrated cache timing and power model","year":"2001","author":"reinman","key":"5"},{"key":"4","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541759.pdf?arnumber=4541759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:23:44Z","timestamp":1708046624000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541759","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}