{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:04:14Z","timestamp":1730271854704,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541815","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T12:26:17Z","timestamp":1213619177000},"page":"1906-1909","source":"Crossref","is-referenced-by-count":4,"title":["A Novel 4T Asymmetric Single-Ended SRAM Cell in sub-32 nm Double Gate Technology"],"prefix":"10.1109","author":[{"given":"Bastien","family":"Giraud","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amara","family":"Amara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"3"},{"key":"2","article-title":"finfet sram with enhanced read \/ write margins","author":"carlson","year":"2006","journal-title":"SOI Conference"},{"article-title":"dual port sram cell","year":"0","author":"il hong","key":"10"},{"key":"1","article-title":"low power sram menu for soc application using yinyang-feedback memory cell technology","volume":"18","author":"yamaoka","year":"2004","journal-title":"Symp VLSI Circuits Dig"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378629"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.846580"},{"journal-title":"Independent-gate controlled asymmetrical SRAM cells in double-gate technology for improved read stability","year":"2006","author":"kim","key":"5"},{"key":"4","article-title":"single-ended sram with high test coverage and short test time","volume":"35","author":"wang","year":"2000","journal-title":"IEEE Journal of Solid State Circuits"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2005.03.003"},{"journal-title":"Explicit threshold voltage based compact model of independent double gate (IDG) MOSFET including short channel effects","year":"0","author":"reyboz","key":"11"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems - ISCAS 2008","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541815.pdf?arnumber=4541815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T03:15:55Z","timestamp":1556334955000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541815\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541815","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}