{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:04:21Z","timestamp":1730271861475,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541842","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T12:26:17Z","timestamp":1213619177000},"page":"2014-2017","source":"Crossref","is-referenced-by-count":0,"title":["Logic synthesis method for FPGAs with embedded memory blocks"],"prefix":"10.1109","author":[{"given":"Mariusz","family":"Rawski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bogdan J.","family":"Falkowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tadeusz","family":"Luba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-34920-6_10","article-title":"balanced multilevel decomposition and its applications in fpga-based synthesis","author":"luba","year":"1995","journal-title":"Logic and Architecture Synthesis"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275138"},{"key":"1","first-page":"377","article-title":"decomposition of boolean functions specified by cubes","volume":"9","author":"brzozowski","year":"0","journal-title":"J Multiple-Valued Logic and Soft Computing"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275137"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2005.82"},{"year":"0","key":"4"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems - ISCAS 2008","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541842.pdf?arnumber=4541842","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T05:09:16Z","timestamp":1497762556000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4541842\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541842","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}