{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:48:18Z","timestamp":1725724098252},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541844","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"2022-2025","source":"Crossref","is-referenced-by-count":0,"title":["Area oriented pass-transistor logic synthesis using buffer elimination and layout compaction"],"prefix":"10.1109","author":[{"family":"Shen-Fu Hsiao","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ming-Yu Tsai","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chia-Sheng Wen","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.509865"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.245595"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.52161"},{"key":"7","doi-asserted-by":"crossref","first-page":"372","DOI":"10.1109\/DATE.2000.840298","article-title":"on the generation of multiplexer circuits for pass transistor logic","author":"scholl","year":"2000","journal-title":"Proc Design Automation and Test Eur Conf and Exhibition (DATE)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643609"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822121"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853601"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541844.pdf?arnumber=4541844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:24:05Z","timestamp":1708046645000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541844\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541844","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}