{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,15]],"date-time":"2025-05-15T15:06:03Z","timestamp":1747321563305,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541877","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"2154-2157","source":"Crossref","is-referenced-by-count":2,"title":["Temporally learning floating-gate VLSI synapses"],"prefix":"10.1109","author":[{"family":"Shih-Chii Liu","sequence":"first","affiliation":[{"name":"Institute of Neuroinformatics, University of Z\u00fcrich and ETH Z\u00fcrich, Winterthurerstrasse 190, CH-8057, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rico","family":"Mockel","sequence":"additional","affiliation":[{"name":"Institute of Neuroinformatics, University of Z\u00fcrich and ETH Z\u00fcrich, Winterthurerstrasse 190, CH-8057, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2002.804224"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevE.59.4498"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1016\/S0959-4388(00)00091-X"},{"key":"15","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1126\/science.275.5297.213","article-title":"regulation of synaptic efficacy by coincidence of postsynaptic aps and epsps","volume":"275","author":"markram","year":"1997","journal-title":"Science"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1011042"},{"key":"13","first-page":"1123","article-title":"learning spike-based correlations and conditional probabilities","volume":"14","author":"shon","year":"2002","journal-title":"Advances in neural information processing systems"},{"year":"0","key":"14"},{"year":"0","key":"11"},{"article-title":"foundations of learning in analog vlsi","year":"1997","author":"hasler","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.993402"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/82.913187"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/16.543035"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693200"},{"key":"7","first-page":"1091","article-title":"neuromorphic bistable vlsi synapses with spike-timing-dependent plasticity","volume":"15","author":"indiveri","year":"2003","journal-title":"Advances in neural information processing systems"},{"key":"6","doi-asserted-by":"crossref","first-page":"919","DOI":"10.1038\/78829","article-title":"competitive hebbian learning through spike-timing-dependent synaptic plasticity","volume":"3","author":"song","year":"2000","journal-title":"Nature Neuroscience"},{"key":"5","first-page":"441","article-title":"on-chip compensation of device-mismatch effects in analog vlsi neural networks","volume":"17","author":"figueroa","year":"2005","journal-title":"Advances in neural information processing systems"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2004.1380858"},{"key":"8","article-title":"synchrony detection by analogue vlsi neurons with bimodal stdp synapses","volume":"16","author":"bofill-i petit","year":"2004","journal-title":"Advances in neural information processing systems"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541877.pdf?arnumber=4541877","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:22:53Z","timestamp":1708046573000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541877\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541877","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}