{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:49:13Z","timestamp":1771703353394,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541895","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"2226-2229","source":"Crossref","is-referenced-by-count":7,"title":["An offset compensation technique for bandgap voltage reference in CMOS technology"],"prefix":"10.1109","author":[{"given":"S.","family":"Ruzza","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering-University of Pavia, Via Ferrata 1 - 27100 - Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Dallago","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering-University of Pavia, Via Ferrata 1 - 27100 - Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Venchi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering-University of Pavia, Via Ferrata 1 - 27100 - Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Morini","sequence":"additional","affiliation":[{"name":"International Rectifier IC Motion Group Via Trieste 25 - 27100 Pavia - Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1052049"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050532"},{"key":"10","author":"razavi","year":"0","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1971.1050151"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2004.1436926"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1052013"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052260"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19820018"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPSD.2000.856763"},{"key":"8","year":"0"},{"key":"11","author":"gray","year":"2001","journal-title":"Analysis and Design of Analog Integrated Circuits"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seattle, WA, USA","start":{"date-parts":[[2008,5,18]]},"end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541895.pdf?arnumber=4541895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:25:45Z","timestamp":1708046745000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541895","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}