{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:04:41Z","timestamp":1730271881800,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541911","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"2290-2293","source":"Crossref","is-referenced-by-count":1,"title":["Low-power short-channel single-ended current-steered CMOS logic-gate for mixed-signal systems"],"prefix":"10.1109","author":[{"given":"Ajay","family":"Taparia","sequence":"first","affiliation":[{"name":"Dept of Electrical Engineering, The University of Texas at Dallas, Richardson, 75083, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.R.","family":"Viswanathan","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, The University of Texas at Austin, 78712, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/LPE.2000.155261","article-title":"mos current mode logic for low power, low noise cordic computation in mixed-signal environments","author":"musicer","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"year":"2003","author":"rabaey","journal-title":"Digital Integrated Circuits A Design Perspective","key":"2"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/92.609873"},{"key":"5","first-page":"1181","article-title":"an mos current mode logic (mcml) circuit for low-power sub-ghz processors","volume":"e75 c","author":"yamashina","year":"1992","journal-title":"IEICE Trans Electron"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/81.809554"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541911.pdf?arnumber=4541911","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:23:57Z","timestamp":1708046637000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541911\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541911","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}