{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:49:04Z","timestamp":1725724144641},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4541975","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"2546-2549","source":"Crossref","is-referenced-by-count":0,"title":["Post-optimization of Delta-Sigma modulators considering circuit non-idealities"],"prefix":"10.1109","author":[{"family":"Hua Tang","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering Department, University of Minnesota Duluth, 55812, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/TCSI.2005.860116"},{"year":"2006","journal-title":"The Mathworks Inc","article-title":"matlab 2006ra","key":"14"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/82.847067"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/82.755409"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/996566.996612"},{"key":"2","article-title":"delta-sigma data converters: theory, design, and simulation","author":"norsworthy","year":"1996","journal-title":"IEEE Press"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/5.899053"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/TNN.2007.897481"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/TCSI.2003.808892"},{"key":"6","article-title":"template-based parasitic-aware optimization and re-targeting of analog and rf integrated circuit layouts","author":"zhang","year":"2006","journal-title":"Proc Conf Computer-Aided Design"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ICCAD.2001.968647"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ISQED.2006.101"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/TCAD.2005.855970"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/TCSI.2005.852479"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04541975.pdf?arnumber=4541975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:23:52Z","timestamp":1708046632000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4541975\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4541975","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}