{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:21:07Z","timestamp":1750198867065,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4542069","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"2921-2924","source":"Crossref","is-referenced-by-count":4,"title":["Compact ASIC Implementation of the ICEBERG Block Cipher with Concurrent Error Detection"],"prefix":"10.1109","author":[{"family":"Huiju Cheng","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Howard M.","family":"Heys","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.90"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1190590"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311880"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2005.12.008"},{"year":"0","key":"2"},{"journal-title":"Advanced Encryption Standard (AES)","year":"2001","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387397"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-69053-0_4"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2007.287"},{"key":"5","article-title":"a hybrid approach to concurrent error detection for a compact asic implementation of the advanced encryption standard","author":"yu","year":"2007","journal-title":"IASTED International Conference on Circuits Signal and Systems (CSS 2007)"},{"key":"4","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1049\/ip-ifs:20055006","article-title":"aes implementation on a grain of sand","volume":"152","author":"feldhofer","year":"2005","journal-title":"Information Security IEE Proceedings"},{"key":"9","article-title":"fault-based side-channel cryptanalysis tolerant rijndael symmetric block cipher architecture","author":"karri","year":"2001","journal-title":"IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'01)"},{"year":"0","key":"8"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04542069.pdf?arnumber=4542069","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:21:28Z","timestamp":1708046488000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4542069\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4542069","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}