{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:32:48Z","timestamp":1762032768543,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4542172","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T12:26:17Z","timestamp":1213619177000},"page":"3334-3337","source":"Crossref","is-referenced-by-count":5,"title":["A nano-CMOS process variation induced read failure tolerant SRAM cell"],"prefix":"10.1109","author":[{"given":"Jawar","family":"Singh","sequence":"first","affiliation":[]},{"given":"Jimson","family":"Mathew","sequence":"additional","affiliation":[]},{"given":"Saraju P.","family":"Mohanty","sequence":"additional","affiliation":[]},{"given":"Dhiraj K.","family":"Pradhan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"3"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/43.3204"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/LPE.2006.4271847"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/43.229762"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/JSSC.1987.1052809"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/1146909.1146928"},{"key":"5","article-title":"impact of die-to-die and withindie parameter fluctuations on the maximum clock frequency distribution for gigascale integration","volume":"36","author":"bowman","year":"2002","journal-title":"Journal of Solid-State Circuits"},{"key":"4","first-page":"64","article-title":"modeling and estimation of failure probability due to parameter variations in nanoscale srams for yield enhancement","author":"mukhopadhyay","year":"2004","journal-title":"Proceedings of VLSI Circuits Symposium"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ESSCIR.2005.1541635"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ICCAD.2004.1382599"},{"year":"2004","author":"hodges","journal-title":"Analysis and Design of Digital Integrated Circuits","key":"11"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems - ISCAS 2008","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04542172.pdf?arnumber=4542172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T12:12:57Z","timestamp":1489666377000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4542172\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4542172","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}