{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:05:33Z","timestamp":1730271933960,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4542180","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"3366-3369","source":"Crossref","is-referenced-by-count":3,"title":["New designs of Redundant-Binary full Adders and its applications"],"prefix":"10.1109","author":[{"given":"Zine","family":"Abid","sequence":"first","affiliation":[{"name":"ECE Department, University of Western Ontario, London, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wei Wang","sequence":"additional","affiliation":[{"name":"College of Nanoscale Science and Engineering, University at Albany, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219227"},{"journal-title":"Computer Arithmetic Algorithms and Hardware Designs","year":"2000","author":"parhami","key":"2"},{"journal-title":"VLSI Digital Signal Processing Systems Design and Implementation","year":"1999","author":"parhi","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"},{"key":"6","first-page":"25","article-title":"design and analysis of lowpower 10-transistor full adders using novel xor-xnor gates","volume":"49","author":"bui","year":"2002","journal-title":"IEEE Trans CAS-II"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/12.559806"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1989.72815"},{"key":"8","first-page":"226","article-title":"ppm adder designs","volume":"4","author":"abid","year":"2005","journal-title":"Proceedings of IEEE CCECE"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04542180.pdf?arnumber=4542180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:22:43Z","timestamp":1708046563000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4542180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4542180","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}