{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:36:28Z","timestamp":1742402188046},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4542187","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"3394-3397","source":"Crossref","is-referenced-by-count":27,"title":["Expression of Concern: Accurate analytical delay modeling of CMOS clock buffers considering power supply variations"],"prefix":"10.1109","author":[{"given":"Sami","family":"Kirolos","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Rice University, Houston, TX 77005, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yehia","family":"Massoud","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Rice University, Houston, TX 77005, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yehea","family":"Ismail","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL 60208, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/589411.589416"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012742"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159687"},{"volume-title":"Digital Integrated Circuits: a Design Perspective","year":"2003","author":"Rabaey","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346516"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705387"},{"key":"ref8","first-page":"585","article-title":"New Generation of Predictive Technology Model for sub-45nm Design Exploration","volume-title":"Proc. International Symposium on Quality Electronic Design","author":"Zhao"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051966"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04542187.pdf?arnumber=4542187","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T16:33:34Z","timestamp":1711470814000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4542187\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4542187","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}