{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:50:31Z","timestamp":1725724231501},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4542189","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"3402-3405","source":"Crossref","is-referenced-by-count":0,"title":["De-synchronization of a point-of-sales digital-logic controller"],"prefix":"10.1109","author":[{"family":"Kok-Leong Chang","sequence":"first","affiliation":[{"name":"Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore"}]},{"family":"Yao Zhu","sequence":"additional","affiliation":[{"name":"Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore"}]},{"family":"Bah-Hwee Gwee","sequence":"additional","affiliation":[{"name":"Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874308"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/5.362752"},{"journal-title":"Matrix Computations","year":"1996","author":"golub","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855268"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594372"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"9","first-page":"187","article-title":"implications of technology scaling on leakage reduction techniques","author":"tsai","year":"2003","journal-title":"Design Automation Conference"},{"key":"8","first-page":"2120","article-title":"adaptive clock gating technique for low power ip core in soc design","author":"xiaotao","year":"2007","journal-title":"International Symposium on Circuits and Systems"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04542189.pdf?arnumber=4542189","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:24:40Z","timestamp":1708046680000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4542189\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4542189","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}