{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T16:33:29Z","timestamp":1771691609964,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4542191","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"3410-3413","source":"Crossref","is-referenced-by-count":4,"title":["A synchronized variable frequency clock scheme in chip multiprocessors"],"prefix":"10.1109","author":[{"family":"Qifei Fan","sequence":"first","affiliation":[{"name":"Department of Computer Science and Technology, University of Science and Technology of China, Hefei, 230027, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ge Zhang","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, University of Science and Technology of China, Hefei, 230027, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Weiwu Hu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, CAS, Beijing, 100080, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"148","article-title":"a low-power risc microprocessor using dual plls in a 0.13 _m soi technology with copper interconnect and low-k beol dielectric","author":"geissler","year":"2002","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598114"},{"key":"1","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1145\/280756.280790","article-title":"The simulation and evaluation of dynamic voltage scaling algorithms","author":"pering","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-007-9000-3"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-005-0243-6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332741"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176263"},{"key":"8","first-page":"24","article-title":"the splash-2 programs: characterization and methodological considerations","author":"cameron woo","year":"1995","journal-title":"Proc International Symposium on Computer Architecture"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Seattle, WA, USA","start":{"date-parts":[[2008,5,18]]},"end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04542191.pdf?arnumber=4542191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:23:02Z","timestamp":1708046582000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4542191\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4542191","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}