{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:50:35Z","timestamp":1725724235657},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/iscas.2008.4542197","type":"proceedings-article","created":{"date-parts":[[2008,6,16]],"date-time":"2008-06-16T16:26:17Z","timestamp":1213633577000},"page":"3434-3437","source":"Crossref","is-referenced-by-count":6,"title":["ADAPTO: full-adder based reconfigurable architecture for bit level operations"],"prefix":"10.1109","author":[{"given":"G.C.","family":"Cardarilli","sequence":"first","affiliation":[{"name":"Department of Electronic Eng., University of Rome Tor Vergata, Via del Politecnico1, 00133, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Di Nunzio","sequence":"additional","affiliation":[{"name":"Department of Electronic Eng., University of Rome Tor Vergata, Via del Politecnico1, 00133, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Re","sequence":"additional","affiliation":[{"name":"Department of Electronic Eng., University of Rome Tor Vergata, Via del Politecnico1, 00133, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Nannarelli","sequence":"additional","affiliation":[{"name":"Department of Informatics & Math Modelling, Technical University of Denmark, Kongens Lyngby, Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1994.331875"},{"year":"0","key":"2"},{"year":"0","key":"10"},{"year":"0","key":"1"},{"key":"7","article-title":"incremental reconfiguration for pipelined applications","author":"schmit","year":"0","journal-title":"IEEE Symp FPGA s for Custom Computing Machines"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012767"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821545"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1994.717456"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1109\/ISCAS.2001.922213","article-title":"a low power 10-transistor full adder cell for embedded architectures circuits and systems","author":"fayed","year":"2001","journal-title":"ISCAS 2001 The 2001 IEEE Intl Symposium"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1999.822379"}],"event":{"name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2008,5,18]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2008,5,21]]}},"container-title":["2008 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4534149\/4541329\/04542197.pdf?arnumber=4542197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,16]],"date-time":"2024-02-16T01:23:25Z","timestamp":1708046605000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4542197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iscas.2008.4542197","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}