{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:46:09Z","timestamp":1761662769398},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5117700","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T10:59:27Z","timestamp":1246445967000},"page":"121-124","source":"Crossref","is-referenced-by-count":6,"title":["Modified layered message passing decoding with dynamic scheduling and early termination for QC-LDPC codes"],"prefix":"10.1109","author":[{"given":"Yeong-Luh","family":"Ueng","sequence":"first","affiliation":[]},{"given":"Yu-Lun","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Chi-Yu","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Jen-Yuan","family":"Hsu","sequence":"additional","affiliation":[]},{"family":"Pangan Ting","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2005.861667"},{"year":"0","key":"16"},{"key":"13","first-page":"528","article-title":"switching activity reducing layered decoding algorithm for ldpc codes","author":"chou","year":"2008","journal-title":"IEEE Int Symp Circuits and Systems"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.916606"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/26.780444"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4234.1001666"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817545"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.844113"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VETECS.2007.319"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VETECS.2005.1543363"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2007.158"},{"key":"5","first-page":"1255","article-title":"a fast-convergence decoding method and memory-efficient vlsi decoder architecture for irregular ldpc codes in the ieee 802.16e standards","author":"ueng","year":"2007","journal-title":"Proc IEEE Semiann Vehicular Technology Conf"},{"key":"4","first-page":"107","article-title":"a reduced complexity decoder architercure via layered decoding lf ldpc codes","author":"hovevar","year":"2004","journal-title":"IEEE Workshop on Signal Processing Systems"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CSNDSP.2008.4610813"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2006.1714539"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05117700.pdf?arnumber=5117700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:21:34Z","timestamp":1489756894000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5117700\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5117700","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}