{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:05:49Z","timestamp":1730271949079,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5117704","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T10:59:27Z","timestamp":1246445967000},"page":"137-140","source":"Crossref","is-referenced-by-count":0,"title":["A segmental bus-invert coding method for instruction memory data bus power efficiency"],"prefix":"10.1109","author":[{"family":"Ji Gu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hui Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878319"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831468"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/92.766748"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337423"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848803"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/54.329448"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1997.580414"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816145"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.697002"},{"key":"7","first-page":"744","article-title":"a2bc: adaptive address bus coding for low power deep sub-micron designs","author":"henkel","year":"2001","journal-title":"Proceedings of DAC"},{"key":"6","first-page":"83","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"IEEE 4th Annual Workshop on Workload Characterization"},{"year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817123"},{"key":"8","article-title":"partial bus-invert coding for power optimization of application-specific systems","volume":"9","author":"shin","year":"2001","journal-title":"IEEE Transactions on VLSI Systems"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05117704.pdf?arnumber=5117704","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:23:27Z","timestamp":1489757007000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5117704\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5117704","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}