{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:58:21Z","timestamp":1761580701236},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5117779","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T14:59:27Z","timestamp":1246460367000},"page":"437-440","source":"Crossref","is-referenced-by-count":2,"title":["Efficient VLSI design of a reverse RNS converter for new flexible 4-moduli set (2&lt;sup&gt;p+k&lt;\/sup&gt;, 2&lt;sup&gt;p&lt;\/sup&gt;+1, 2&lt;sup&gt;p&lt;\/sup&gt;&amp;#x2212;1, 2&lt;sup&gt;2p&lt;\/sup&gt;+1)"],"prefix":"10.1109","author":[{"given":"Yuan-Ching","family":"Kuo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Su-Hon","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Hwa","family":"Sheu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jia-You","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng-Siang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/TCSI.2002.808191"},{"year":"1986","author":"sonderstrand","journal-title":"Residue Number System Arithmetic Modern Applications in Digital Signal Processing","key":"2"},{"year":"1967","author":"szabo","journal-title":"Residue Arithmetic and its Applications to Computer Technology","key":"1"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/12.863036"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1109\/ARITH.1999.762841","article-title":"efficient vlsi implementation of modulo (2 n1) addition and multiplication","author":"zimmermann","year":"1999","journal-title":"Proc 14th IEEE Symp Computer Arithmetic"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/TVLSI.2004.840400"},{"year":"0","key":"4"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/TC.2004.60"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05117779.pdf?arnumber=5117779","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T05:08:58Z","timestamp":1558415338000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5117779\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5117779","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}