{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:14:01Z","timestamp":1725473641043},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5117781","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T14:59:27Z","timestamp":1246460367000},"page":"445-448","source":"Crossref","is-referenced-by-count":5,"title":["A new decimal antilogarithmic converter"],"prefix":"10.1109","author":[{"given":"Dongdong","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Teng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Khan","family":"Wahid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Moon Ho","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seok-Bum","family":"Ko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2009.5388585"},{"year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207666"},{"year":"1999","key":"7","article-title":"native-18 standard cell library 0.18v tsmc process"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354758"},{"key":"5","first-page":"242","article-title":"dynamic decimal adder circuit design by using the carry lookahead","author":"you","year":"2006","journal-title":"IEEE Design and Diagnostics of Electronic Circuits and systems"},{"article-title":"algorithms and architectures for elementary function computation","year":"2003","author":"pin?eiro","key":"4"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05117781.pdf?arnumber=5117781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T17:17:19Z","timestamp":1489771039000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5117781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5117781","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}