{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T22:58:05Z","timestamp":1783033085575,"version":"3.54.6"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5117926","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T10:59:27Z","timestamp":1246445967000},"page":"996-999","source":"Crossref","is-referenced-by-count":5,"title":["A low-cost high-speed source-synchronous interconnection technique for GALS chip multiprocessors"],"prefix":"10.1109","author":[{"given":"Anh T.","family":"Tran","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dean N.","family":"Truong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bevan M.","family":"Baas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"17","year":"0"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945371"},{"key":"13","author":"kihara","year":"2003","journal-title":"Digital Clocks for Synchronization and Communications"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878271"},{"key":"11","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"12","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1109\/ICECS.2006.379712","article-title":"an all-digital clock frequency capturing circuitry for nrz data communications","author":"elrabaa","year":"2006","journal-title":"IEEE Int Conf Electronics Circuits Systems"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.30"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.164"},{"key":"1","doi-asserted-by":"crossref","first-page":"732","DOI":"10.1145\/277044.277227","article-title":"Reducing power in high-performance microprocessors","author":"tiwari","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903938"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"5","article-title":"implementing tile-based chip multiprocessors with gals clocking styles","author":"yu","year":"2006","journal-title":"Int Conf on Computer Design (ICCD)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.16"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585936"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017912"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","location":"Taipei, Taiwan","start":{"date-parts":[[2009,5,24]]},"end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05117926.pdf?arnumber=5117926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T01:11:25Z","timestamp":1558401085000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5117926\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5117926","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}