{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:58:20Z","timestamp":1761580700812,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5117960","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T14:59:27Z","timestamp":1246460367000},"page":"1133-1136","source":"Crossref","is-referenced-by-count":22,"title":["The design of a reconfigurable continuous-flow mixed-radix FFT processor"],"prefix":"10.1109","author":[{"given":"Anthony T.","family":"Jacobson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean N.","family":"Truong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bevan M.","family":"Baas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20041224"},{"key":"17","doi-asserted-by":"crossref","first-page":"405","DOI":"10.1049\/ip-vis:20045148","article-title":"memory-efficient and high-speed split-radix fft\/ifft processor based on pipelined cordic rotations","volume":"153","author":"sung","year":"2006","journal-title":"Vision Image and Signal Processing IEE Proceedings-"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.811439"},{"journal-title":"An approach to low-power high-performance fast Fourier transform processor design","year":"1999","author":"baas","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/4.748190"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857040"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205911"},{"key":"11","first-page":"804","article-title":"a pipelined shared-memory architecture for fft procesor","author":"jia","year":"1999","journal-title":"Proc IEEE 42nd Midwest Symposium on Circuits and Systems"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/82.142032"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862344"},{"journal-title":"Theory and Application of Digital Signal Processing","year":"1975","author":"rabiner","key":"20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425686"},{"key":"23","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1109\/TCSII.2007.910771","article-title":"an indexed-scaling pipelined fft processor for ofdm-based wpan applications","volume":"55","author":"chen","year":"2008","journal-title":"IEEE Transactions on Circuits and Systems II (TCAS)"},{"key":"24","article-title":"a 167-processor 65 nm computational array for highly-efficient dsp and embedded application processing","author":"truong","year":"2008","journal-title":"IEEE HotChips Symposium on High-Performance Chips"},{"key":"25","article-title":"a complete real-time 802.11a base-band receiver implemented on an array of programmable processors","author":"tran","year":"2008","journal-title":"Asilomar Conference on Signals Systems and Computers"},{"key":"3","first-page":"1248","article-title":"reconfigurable two-dimensional pipeline fft processor in ofdm cognitive radio systems","author":"yoshizawa","year":"2008","journal-title":"IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2005.1391513"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2005.1416236"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/WCNC.2004.1311657"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.846667"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1002\/0471200727"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/ecej:19970105"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/30.44309"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.806904"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSSE.1998.738077"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05117960.pdf?arnumber=5117960","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T21:28:59Z","timestamp":1497821339000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5117960\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5117960","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}