{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:12:32Z","timestamp":1725390752618},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5117990","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T10:59:27Z","timestamp":1246445967000},"page":"1253-1256","source":"Crossref","is-referenced-by-count":10,"title":["128-channel spike sorting processor with a parallel-folding structure in 90nm process"],"prefix":"10.1109","author":[{"given":"Tung-Chien","family":"Chen","sequence":"first","affiliation":[]},{"family":"Wentai Liu","sequence":"additional","affiliation":[]},{"given":"Liang-Gee","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"5029","article-title":"neusort2.0: a multiple-channel neural signal processor with systolic array buffer and channel-interleaving processing schedule","author":"chen","year":"2008","journal-title":"Proc Conf IEEE EMBS"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1016\/S0165-0270(00)00250-8"},{"key":"12","first-page":"3192","article-title":"vlsi architecture of leading eigenvector generation for on-chip principal component analysis spike sorting system","author":"chen","year":"2008","journal-title":"Proc Conf IEEE EMBS"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886567"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858479"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1038\/nature06996"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1977.10559"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IEMBS.2008.4650340"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/10.871415"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2008.4408439"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523099"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2004.826683"},{"key":"8","first-page":"1716","article-title":"a neuron signature based spike feature extraction algorithm for on-chip implementation","author":"yang","year":"2008","journal-title":"Proc Conf IEEE EMBS"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05117990.pdf?arnumber=5117990","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:07:34Z","timestamp":1489756054000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5117990\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5117990","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}