{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:02:10Z","timestamp":1725483730475},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5117998","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T14:59:27Z","timestamp":1246460367000},"page":"1285-1288","source":"Crossref","is-referenced-by-count":0,"title":["Optimization of wire grid size for differential routing and impact on the power-delay-area tradeoff"],"prefix":"10.1109","author":[{"given":"Massimo","family":"Alioto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephane","family":"Badel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403568"},{"journal-title":"Design of High-Performance Microprocessor Circuits","year":"2001","key":"2"},{"journal-title":"Update","year":"2006","key":"1"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1007\/1-4020-2888-1","author":"alioto","year":"2005","journal-title":"Model and Design of Bipolar and MOS Current-Mode Logic (CML ECL and SCL Digital Circuits)"},{"key":"5","first-page":"143","article-title":"place and route for secure standard cell design","author":"tiri","year":"2004","journal-title":"Proc CARDIS"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403581"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05117998.pdf?arnumber=5117998","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,20]],"date-time":"2020-05-20T04:58:44Z","timestamp":1589950724000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5117998\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5117998","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}