{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:41:13Z","timestamp":1725385273885},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5118000","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T10:59:27Z","timestamp":1246445967000},"page":"1293-1296","source":"Crossref","is-referenced-by-count":0,"title":["Throughput maximization for wave-pipelined interconnects using cascaded buffers and transistor sizing"],"prefix":"10.1109","author":[{"family":"Li Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Terrence","family":"Mak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pete","family":"Sedcole","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter Y.K.","family":"Cheung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"a wave-pipelined on-chip interconnect structure for networks-on-chips","author":"xu","year":"2003","journal-title":"Proc 10th Symp High Performance Interconnects"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.128"},{"year":"2005","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"journal-title":"Predictive Technology Model (PTM)","year":"2008","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762360"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05118000.pdf?arnumber=5118000","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:12:05Z","timestamp":1489756325000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5118000\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5118000","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}