{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:28:58Z","timestamp":1725784138517},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5118130","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T14:59:27Z","timestamp":1246460367000},"page":"1815-1818","source":"Crossref","is-referenced-by-count":9,"title":["Concurrently testable FPGA design for molecular QCA using conservative reversible logic gate"],"prefix":"10.1109","author":[{"given":"Himanshu","family":"Thapliyal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nagarajan","family":"Ranganathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","article-title":"fast estimation of power dissipation in qca circuits","author":"srivastava","year":"0","journal-title":"IEEE Trans Nanotech"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2008.211"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"journal-title":"QCADesigner","year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1216396.1216397"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.46"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5042-2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1063\/1.356375"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339501"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/RECONF.2006.307763"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.816522"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.75"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05118130.pdf?arnumber=5118130","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T17:04:50Z","timestamp":1489770290000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5118130\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5118130","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}