{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T20:46:40Z","timestamp":1725655600375},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5118262","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T10:59:27Z","timestamp":1246445967000},"page":"2313-2316","source":"Crossref","is-referenced-by-count":5,"title":["Designing variation-tolerance in mixed-signal components of a system-on-chip"],"prefix":"10.1109","author":[{"given":"Wei","family":"Jiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"analog and mixed-signal test architectures","author":"dai","year":"2008","journal-title":"System-on-Chip Test Architecures Nanometer Design for Testability"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"2"},{"year":"2007","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639641"},{"journal-title":"A Designer's Guide to Built-In Self-Test","year":"2002","author":"stroud","key":"6"},{"key":"5","first-page":"309","author":"rogers","year":"2006","journal-title":"Integrated Circuit Design for High-Speed Frequency Synthesis"},{"key":"4","article-title":"built-in self-calibration of on-chip dac and adc","author":"jiang","year":"2008","journal-title":"Proc of International Test Conference"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05118262.pdf?arnumber=5118262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:08:44Z","timestamp":1489756124000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5118262\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5118262","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}